
FPGA Hardware Design for Plenoptic 3D Image Processing Algorithm Targeting a Mobile Application

Faraz Bhatti, Thomas Greiner Pforzheim University Pforzheim, Germany

Abstract

execution time significantly.




- Plenoptic-Module consists of three sub-modules.
- They are exploited as buffers.
- internal memory and vice versa.


Plenoptic Camera System


Image MLA Sensor

















- distance to find the correspondence in stereo matching.
- a unit less relative distance to $B_{\mu s}$. v =





Figure: Raw image (left), RxLive depth map (middle) and depth map (right) calculated by the presented algorithm

•	•	0						
		Utiliz	FPGA Exec.					
	LUTs	FFs	DSPs	BRAMs	time in ms			
Pipelining	14845	19094	15	10	604.1			
Combination	20900	25150	13	5	334.4			
Final	29412	28769	272	1797	27.2			
Table: PC-system, mobile GPU and FPGA comparison.								
	Exec.	Time/fr	ame Tl	hroughput	in fps Power in W			
PC-System		88 ms		11	60			
Mobile GPU		34 ms		29	13.5			
FPGA MPSoC		27 ms		36	7.1			

		Utiliz	FPGA Exec.						
	LUTs	FFs	DSPs	BRAMs	time in ms				
Pipelining	14845	19094	15	10	604.1				
Combination	20900	25150	13	5	334.4				
Final	29412	28769	272	1797	27.2				
Table: PC-system, mobile GPU and FPGA comparison.									
	Exec.	Time/fr	ame Tl	nroughput	in fps Power in W				
PC-System		88 ms		11	60				
Mobile GPU		34 ms		29	13.5				
FPGA MPSoC		27 ms		36	7.1				

• FPGA hardware design is fastest and most energy efficient.



Depth Estimation Algorithm

• The proposed modified algorithm uses census transform and hamming

• Depth evaluation (DE) sub-module computes virtual depth v, which is

$$rac{\mu}{\mu s} \Rightarrow v = rac{b}{\Delta d}.$$

Evaluation

Table: Plenoptic depth estimation algorithm utilization and execution time results.