



A Case Study of Machine Learning Hardware: Real-Time Source Separation using Markov Random Fields via Sampling-based Inference Glenn G. Ko and Rob A. Rutenbar University of Illinois at Urbana-Champaign





Enterprise App: facial recognition


Big, complex, slow. Slow to run, slower














- Gibbs sampling inference core is a parameterized pipeline that can be easily extended to multiple parallel pipelines
- Uses inference results from previous frame for faster convergence

Hardware Results

Latency Requirements

ITU requirement 200 ms – LTE latency 160ms = 40ms: need < 40ms

Software References

- Intel Xeon X6550: ~64ms latency = too slow
- ARM Cortex-A9 takes 23.32s to run 4s of audio with est. peak power of 3.67 Watts = slower and too power much for mobile!

FPGA Platform

- Convey HC-1 w/ Xilinx Virtex5 FPGAs
- 150 MHz, 207 KB SRAM
- 6.7 dB Signal-to-Distortion-Ratio
- 1.6 ms real-time latency, 20X speedup

Virtual ASIC Design @ 45nm

- Quite small < 10 M gates
- 469 mW at 150 MHz (404 mW from SRAM)
- 70 mW at 20 MHz (meets latency)
- 52X reduced power vs. ARM Cortex-A9

Summary

- A working HW implementation of source separation in a mobile form-factor using MRFs and Gibbs inference
- FPGA implementation running at 150 MHz with 207 KB of RAM, 64-bit memory width and 96 Kb/s of bandwidth requirement which is mobile-friendly
- Good Signal-to-Distortion Ratio of 6.7 dB with better auditory performance and very low **1.601ms latency**, a **20X speedup** from input to output sound stream, well below latency req for human hearing on mobile phone
- Virtual ASIC design (45 nm) power estimate 70 mW running at 20 MHz to meet latency req, a 52X power reduction vs. ARM Cortex-A9 mobile software reference

	FPGA Resource	FPGA Utilization
	Slice Register	101314 / 207360 (48%)
	Slice LUT	90019 / 207360 (43%)
w!	Slice LUT FF	119418 / 207360 (57%)
	BRAM	115 / 288 (40%)
=	DSP	36 / 192 (18%)

