



# HIGH-ACCURACY STOCHASTIC COMPUTING-BASED FIR FILTER DESIGN

Kazi J. Ahmed, Bo Yuan, Myung J. Lee

ICASSP 2018: Design and Implementation of Signal Processing for Learning-based Visual Applications and Filter Design




Page 1

## Motivation

- Stochastic Computing (SC) requires low hardware complexity
- Attractive to resource constraint 5G IoT devices
- Generated probabilistically, SC design innately incurs errors.
- High-order SC FIR design is inherently error prone irrespective of the performance of individual SC module
- Recent works focus mainly on the performance of SC unit
- Room to improve performance by reducing the sources of SC errors.


Page 4

## SC Background




Page 7

## SC FFA2 FIR Filter (order 12)



Page 10

## Simulation Results




Page 2

## Contribution

- Identification of sources of errors for FIR filter that could be reduced
  - Higher number of SC processing blocks
  - Lower magnitude of SC value
- Reduction of the sources of errors
  - Reduction of number of SC processing blocks using Fast FIR Algorithm
  - Selectively picking higher magnitude of SC value
- Software implementation of FIR filter with highest-order not attempted before.
- Paving the way of promoting stochastic FIR in practical applications (higher-order)


Page 5

## 2-by-2 FFA(FFA2)



Page 8

## Error Performance



Page 11

## Summary

- We propose a new approach that addresses the errors of SC FIR filter and provide corresponding solution.
- We reduce the SC errors by lowering the number of SC processing blocks using 2-by-2 FFA.
- We also improve the SC error performance by swapping the  $h$  parameters to get higher value of MUX control input.
- Simulation results shows that the combination of these two error reduction approaches can significantly improve the performance compare to existing ones.
- In future we will design higher order FIR filter using higher parallelism of FFA such as FFA3, FFA6 etc.


Page 3

## SC Background

- Derived from the conventional binary radix computing (BC), it represents any value by a stream of bits ('1's and '0's).
- Two modes:
  - Uni-polar;  $N$ -bit stream containing  $X$  bits of '1's where  $x = P(X) = X/N$
  - Bi-polar;  $N$ -bit stream is presented by  $X$  bits of '1's where  $x = 2(X/N) - 1$
- A random number generator (RNG) generates a number which is then compared with the given BC value by a comparator, resulting in 1 or 0.
- This process is done iteratively to create a  $N$ -bit SC bit stream of 1's and 0's that reflects the SC value


Page 6

## Selection of higher value



Page 9

## Error Performance



Page 12

## Reference

[2] Y. N. Chang and K. K. Parhi, "Architectures for digital filters using stochastic computing," *ICASSP 2015*, Vancouver, BC, 2013, pp. 2697-2701

[3] B. Gaines, "Stochastic computing systems," *Advances in Information Systems Science*, vol. 2, no. 2, pp. 37-172, 1969

[6] Y. Liu and K. K. Parhi, "Lattice FIR digital filter architectures using stochastic computing," *ICASSP 2015*, South Brisbane, QLD, 2015, pp. 1027-1031.

[7] Y. Liu, K.K. Parhi, "Linear-Phase Lattice FIR Digital Filter Architectures Using Stochastic Logic," *Journal of Signal Processing Systems*, Springer, pp. 1-13, 25 Jan. 2017.

[8] B. Yuan and Y. Wang, "High-Accuracy FIR Filter Design Using Stochastic Computing," *ISVLSI 2016*, Pittsburgh, PA, 2016, pp. 128-133.

[11] A. Ardakani, F. Leduc-Primeau and W. J. Gross, "Hardware implementation of FIR/IIR digital filters using integral stochastic computation," *ICASSP 2016*, Shanghai, 2016, pp. 6540-6544.