A Fast Parallel Matrix Inversion Algorithm Based on Heterogeneous Multicore Architecture

## Denggao Yu

Joint work with Shiwen He, Yongming Huang, Guangshi Yu, Lvxi Yang
School of Information Science and Engineering, Southeast University, Nanjing, China
Email:\{220130708\}@seu.edu.cn

## Content

- Introduction
- Parallel Algorithm for Matrix Inversion

■ Implemented on Heterogeneous Multicore Architecture

- Simulation Results
- Conclusion


## Introduction

## Background

$>$ Necessity to invert large matrix quickly and accurately.
> The Graphics Processor Unit (GPU) is able to provide a low-cost and flexible multicore architecture for high performance computing.

## Motivation

> We want to design a fast parallel algorithm for matrix inversion to utilize the computational power of GPU.

## Introduction

## Existing Work

$>$ [3] and [4] just present the triangular matrix inversion (TMI) on GPU, not the full matrix.
$>$ In [5] and [6], the Gaussian-Jordan and Gaussian elimination algorithms are implemented on GPU.

## Our Work

> We firstly designed a fast parallel algorithm for matrix inversion based on Modified Squared Givens Rotations.
$>$ This algorithm was implemented on CUDA to utilize the computational power of GPU.

## Parallel Algorithm for Matrix Inversion

It is well known that, inversion of matrix $\mathbf{A}$ can be performed by firstly decomposing matrix $\mathbf{A}$ into an upper triangular matrix $\mathbf{R}$ and a unitary matrix $\mathbf{Q}$ via using $Q R$ decomposition (QRD) [7], namely, $\mathbf{A}=\mathbf{Q R}$. And it has been proved that the QRD could be equivalently written as equation (1), then the inversion of matrix $\mathbf{A}$ could be calculated as $\mathbf{A}^{-1}=\mathbf{U}^{-1}\left(\mathbf{Q}_{A} \mathbf{D}_{U}^{-1}\right)^{-1}$.

$$
\begin{equation*}
\mathbf{A}=\mathbf{Q}_{A} \mathbf{D}_{U}^{-1} \mathbf{U} \tag{1}
\end{equation*}
$$

- Relation to the original QRD
$\mathbf{Q}_{A}=\mathbf{Q D}_{R}$
$\mathbf{D}_{R}=\operatorname{diag}(\mathbf{R})$
$D_{U}=D_{R}^{2}$
$\mathbf{U}$ is an upper triangular matrix
function $\operatorname{diag}(\mathbf{R})$ returns the main diagonal of matrix $\mathbf{R}$.


## Parallel Algorithm for Matrix Inversion

## Step 1: Calculate the upper triangular matrix $U$

Considering two complex vectors as

$$
\left[\begin{array}{l}
\mathbf{a}  \tag{2}\\
\mathbf{b}
\end{array}\right]=\left[\begin{array}{llllll}
a_{1} & a_{2} & \cdots & a_{k} & \cdots & a_{p} \\
b_{1} & b_{2} & \cdots & b_{k} & \cdots & b_{p}
\end{array}\right]
$$

Assume that $a_{k} \neq 0, b_{k} \neq 0$, the traditional Givens Rotations could be done to eliminate $b_{k}$ in vector $\mathbf{b}$ as

$$
\left\{\begin{array}{l}
c=\left(a_{k}^{*} a_{k}+b_{k}^{*} b_{k}\right)^{1 / 2}  \tag{3}\\
\overline{\mathbf{a}}=c^{-1}\left(a_{k}^{*} \mathbf{a}+b_{k}^{*} \mathbf{b}\right) \\
\overline{\mathbf{b}}=c^{-1}\left(-b_{k} \mathbf{a}+a_{k} \mathbf{b}\right)
\end{array}\right.
$$

where $\overline{\mathbf{a}}$ and $\overline{\mathbf{b}}$ are the updated vectors of $\mathbf{a}$ and $\mathbf{b}$.

## Parallel Algorithm for Matrix Inversion

To remove the square root operations and divisions involved in equation (3), we firstly translate vectors $\mathbf{a}$ and $\mathbf{b}$ to $\mathbf{u}$ and $\mathbf{v}$ space respectively.

$$
\left\{\begin{array}{l}
\mathbf{u}=a_{k}^{*} \mathbf{a} \\
\mathbf{v}=\mathbf{b} \tag{4}
\end{array}\right.
$$

Then the Givens Rotations equation (3) could be written as

$$
\left\{\begin{array}{l}
\overline{\mathbf{u}}=\mathbf{u}+v_{k}^{*} \mathbf{v}  \tag{5}\\
\overline{\mathbf{v}}=\mathbf{v}-\frac{v_{k}}{u_{k}} \mathbf{u}
\end{array}\right.
$$

Then through this transformation, only real division operations are included during the Givens Rotations phase.

## Parallel Algorithm for Matrix Inversion

$\bullet$ Situations when $u_{k}=0$

$$
\left.\begin{array}{l}
\overline{\mathbf{u}}=\mathbf{v}  \tag{6}\\
\overline{\mathbf{v}}=-\mathbf{u}
\end{array}\right\} \text { when } u_{k}=0
$$

## Parallel Algorithm for Matrix Inversion



Fig. 1: Elements elimination of the k -th column

## Parallel Algorithm for Matrix Inversion

## Step 2: Calculate the Inversion Matrix of $\mathbf{U}$

The inversion of the triangular matrix $\mathbf{U}$ can be easily achieved via the back substitution method [7], i.e.,

$$
\mathbf{G}_{i j}= \begin{cases}-\frac{1}{\mathbf{U}_{j j}}\left(\sum_{k=i}^{j-1} \mathbf{G}_{i k} \mathbf{U}_{k j}\right) & i<j  \tag{7}\\ \frac{1}{\mathbf{U}_{j j}} & i=j \\ 0 & i>j\end{cases}
$$

Here $\mathbf{G}=\mathbf{U}^{-1}$.

## Parallel Algorithm for Matrix Inversion

## Step 3: Compute the Inversion Matrix of A

$>$ Recalling equation (1): $\quad \mathbf{A}=\mathbf{Q}_{A} \mathbf{D}_{U}^{-1} \mathbf{U}=\mathbf{x U} \quad$, rewrite it as $\mathbf{U}=\left(\mathbf{Q}_{A} \mathbf{D}_{U}^{-1}\right)^{-1} \mathbf{A}=(\mathbf{X})^{-1} \mathbf{A} \quad$. Then we could treat $(\mathbf{X})^{-1}$ as a factor $\varphi$. Matrix $\mathbf{U}$ could be produced from $\mathbf{A}$ via left multiplied by $\varphi$.
$>$ Then $(\mathbf{x})^{-1}$ could be obtained when identity matrix $\mathbf{I}$ is left multiplied by $\varphi$, namely, $(\mathbf{X})^{-1}=(\mathbf{X})^{-1} \mathbf{I}$, which means identity matrix I could be rotated in the similar way as matrix A, as described in Step 1. After $(\mathbf{x})^{-1}$ is achieved, the matrix inversion could be done as $\mathbf{A}^{-1}=\mathbf{U}^{-1}\left(\mathbf{Q}_{A} \mathbf{D}_{U}^{-1}\right)^{-1}=\mathbf{U}^{-1} \mathbf{X}^{-1}$.

## Implemented on Heterogeneous Multicore Architecture

## Heterogeneous multicore architecture

$>$ A host which is usually a CPU that is used for controlling and processing the serial parts of the algorithm.
$>$ A GPU including a large number of small cores focus on the execution of the parallel parts.
$>$ CUDA is a new hardware and software architecture for parallel computing on.


Fig. 2: Heterogeneous Multicore Architecture
Southeast University

## Implemented on Heterogeneous Multicore Architecture

Firstly, we create an extension matrix $\mathbf{B}=[\mathbf{A} \mid \mathbf{I}]$, matrix $\mathbf{A}$ is the original matrix, matrix $\mathbf{I}$ is an identity matrix the same dimension as $\mathbf{A}$. Then copy matrix $\mathbf{B}$ from host to device to initialize CUDA.

## Step 1: Call Kernel 1 to obtain upper triangular matrix $\mathbf{U}$ and $\quad\left(\mathbf{Q}_{A} D_{U}^{-1}\right)^{-1}$

> The Kernel 1 runs on GPU as shown in Fig. 2, which is called by the host. To realize this part in parallel, we aim to create a thread for each element of matrix B. Hence we launch $2 n$ threads for each computation of $\overline{\mathbf{u}}$ and $\overline{\mathbf{v}}$. The parallel execution models based on equation (5) is indicated in Fig. 3 and Fig. 4.
$>$ When using equation (6), the parallel models are similar, which is much simpler actually.

## Implemented on Heterogeneous Multicore Architecture



Fig. 3: Parallel execution model while computing $\overline{\mathbf{u}}$

## Implemented on Heterogeneous Multicore Architecture



Fig. 4: Parallel execution model while computing $\overline{\mathbf{v}}$

## Implemented on Heterogeneous Multicore Architecture

## Step 2: Compute $\mathbf{U}^{-1}$ on host

$>$ Since the interdependencies between the data preclude the inversion of matrix $\mathbf{U}$ from being executed in parallel. We compute $\mathbf{U}^{-1}$ on host based on the back substitution method as described in equation (7).

## Implemented on Heterogeneous Multicore Architecture

## Step 3: Call Kernel 2 to compute matrix multiplication $\mathbf{U}^{-1}\left(\mathbf{Q}_{A} \mathbf{D}_{U}^{-1}\right.$

> Matrix multiplication is very suitable for parallelization. For simplicity, we use matrix $\mathbf{E}$ and matrix $\mathbf{F}$ denote $\mathbf{U}^{-1}$ and $\left(\mathbf{Q}_{A} \mathbf{D}_{U}^{-1}\right)^{-1}$ respectively. The parallel execution model of matrix multiplication is shown in Fig. 5.


Fig. 5: Parallel execution model for matrix multiplication

## Simulation Results

Our platform consists of an Intel Core i5-3470 four-core CPU and a NVIDIA Geforce GT620 GPU. The concrete parameters of device is shown in TABLE I.

TABLE I Device Parameters

|  | CPU | GPU |
| :---: | :---: | :---: |
| Platform | Intel Core i5-3470 | NVIDIA Geforce GT620 |
| Number of Cores | 4 |  |
| (only single core was used) | 32 |  |
| Clock Rate | 3.2 GHz | 1.62 GHz |
| Memory | 4GB DDR2 RAM | 2G DDR3 memory |
| System bits | 64bits |  |

## Simulation Results



- The x axis denotes the matrix size from $100 \times 100$ to $500 \times 500$
- The y axis denotes the execution time in milliseconds of the algorithm implemented on CUDA

Fig. 6: Execution times in milliseconds of the algorithm implemented on CUDA

## Simulation Results



- The x axis denotes the matrix size from $600 \times 600$ to $1000 \times 1000$
- The y axis denotes the execution time in milliseconds of the algorithm implemented on CUDA

Fig. 7: Execution times in milliseconds of the algorithm implemented on CUDA

## Simulation Results



- The x axis denotes the matrix size from $100 \times 100$ to $500 \times 500$
- The y axis denotes the execution time in milliseconds of the algorithm implemented on CPUonly

Fig. 8: Execution times in milliseconds of the algorithm implemented on CPU-only

## Simulation Results



- The x axis denotes the matrix size from $600 \times 600$ to $1000 \times 1000$
- The y axis denotes the execution time in milliseconds of the algorithm implemented on CPUonly

Fig. 9: Execution times in milliseconds of the algorithm implemented on CPU-only

## Simulation Results



- The throughput could be more than 11 gigaflops/s when matrix dimension is larger than $500 \times 500$, and run at up to 12.14 gigaflops/s for some configurations.
- The speedup ratio could be 20x for matrix larger than $500 \times 500$, and up to around 32.62 x for some configurations in our implementation

Fig. 10: Speed-up ratio and throughput of the algorithm implemented on CUDA

## Conclusion

- A fast parallel matrix inversion algorithm was designed and implemented on the heterogeneous multicore architecture.
- Parallel execution models were designed called by Kernel1 and Kernel2.
-The throughput could be more than 11 gigaflops/s when matrix dimension is larger than $500 \times 500$, and run at up to 12.14 gigaflops/s for some configurations.
-The speedup ratio could be $20 x$ for matrix larger than $500 \times 500$, and up to around 32.62 x for some configurations in our implementation.


## Reference

[1] Sanders, Jason, and Edward Kandrot. CUDA by example: an introduction to generalpurpose GPU programming. Addison-Wesley Professional, 2010.
[2] Zhang Shu, and Chu Yanli. High performance computing of GPU by CUDA, China Pub. DynoMedia Inc., 2009.
[3] Ries, Florian, et al. "Triangular matrix inversion on graphics processing unit." High Performance Computing Networking, Storage and Analysis, Proceedings of the Conference on. IEEE, 2009.
[4] Guerrieri, R., Tommaso De Marco, and F. Ries. "Triangular matrix inversion on heterogeneous multicore systems." IEEE Transactions on Parallel \& Distributed Systems 1 (2012): 177-184.
[5] Sharma, Girish, Abhishek Agarwala, and Baidurya Bhattacharya. "A fast parallel Gauss Jordan algorithm for matrix inversion using CUDA." Computers \& Structures 128 (2013): 31-37.

## Reference

[6] Ezzatti, Pablo, Enrique S. Quintana-Orti, and Alfredo Remon. "High performance matrix inversion on a multi-core platform with several GPUs." Parallel, Distributed and Network-Based Processing (PDP), 2011 19th Euromicro International Conference on. IEEE, 2011.
[7] Golub, Gene H., and Charles F. Van Loan. Matrix computations. Vol. 3. JHU Press, 2012.

## The End

## Thanks for your attention!

