SLAP: A Split Latency Adaptive VLIW Pipeline Architecture which enables on-the-fly Variable SIMD Vector Length

Ashish Shrivastava, Alan Gatherer, Tong Sun, Sushma Wokhlu, Alex Chandra



Evolving SIMD to SLAP: Current SIMD architecture



Lockstep memory access

Evolving SIMD to SLAP: SLAP SIMD architecture



How do we vary Scalar/SIMD ratio on the fly with little memory organization overhead?

0-L1 for vector, no d



execution of CUs /DUs, whi arallelism and reduces stalls

Single GPCU program fetch with asynchronous CU program execution

is SIMD (in th

ole length Asynchron m of CU) on single ex

local DU memory access dec from micro local CU executio



Results for Production Memory Traces



SLAP based Variable SIMD Vector Architecture

Performance improvements due to reduction in effective stalls with realistic L2 access.

Name	% Improvement 7.10%		
Region 1			
Region 2	30.50%		
Region 3	10.50%		
Region 4	4.10%		
Region 5	7.70%		
All Regions (Overall)	11.79%		

FIFOs to implement elastic timing are low energy and size compared to, for instance adding more registers.

Results Compared to Increasing L1 cache

DSP Architecture	% Degradation (compare to flat memory)	% Reduction in Cache Degradation	% Improvement (compare to VLIW-DSP with 32K Data\$ + Memory Subsystem)	%Area improvement	Performance-Area Efficiency (Compare to VLIW-DSP with 32K Data\$ + Memory SubSystem)
VLIW-DSP (Flat memory)	0.00%	N/A	N/A	N/A	N/A
VLIW-DSP (32K Data\$)	33.64%	0.00%	0.00%	0.00%	0.00%
SLAP_VLIW_1 (24-FIFO, 8K Data\$)	26.12%	22.36%	8.04%	6.40%	5.79%
SLAP_VLIW_2 (24-FIFO, 16K Data\$)	23.69%	29.60%	9.81%	2.69%	7.39%
SLAP_VLIW_3 (24-FIFO, 32K Data\$)	22.42%	33.36%	10.74%	-4.74%	7.75%
SLAP_VLIW_4 (32-FIFO, 8K Data\$)	25.13%	25.32%	9.15%	4.88%	6.41%
SLAP_VLIW_5 (32-FIFO, 16K Data\$)	22.79%	32.26%	10.85%	1.16%	7.88%
SLAP_VLIW_6 (32-FIFO, 32K Data\$)	21.49%	36.13%	11.79%	-6.27%	8.22%

- · Memory stalls can be mitigated in a classic architecture by increasing the L1 cache size
- In our comparison with real 5G algorithms we compared classic SIMD with 32KB data cache to variations of cache and FIFO size for SLAP
- Performance/area improvements of up to 8% are observed with improvements with as little as 8KB L1 cache.