Multicore Implementation of LDPC Decoders based on ADMM Algorithm

Imen DEBBABI¹, Nadía KHOUJA¹, Fethí TLILI¹, <u>Bertrand LE GAL²</u> and Chrístophe JEGO²

> 1 - SUP'COM, GRESCOM Lab, University of Carthage, Tunisia

2 - Bordeaux-INP, IMS-lab., CNRS UMR 5218 University of Bordeaux, France







B. Le Gal

ICASSP 2016 - Implementation of Signal Processing Systems

The LP decoding for LDPC codes

Introduction to LDPC codes

- LDPC codes are well-known Error Correction Codes working on blocs,
 - K information bits;
 - N transmitted values,
 - (N-K) redundant values,
- The LDPC code structure is defined by a H matrix,
 - Provides VN/CN involved in parity equations,
 - Visually represented as a Tanner graph.
- State-of-the-art works for LDPC decoding are based on MP algorithm;
 - Propagate message between CNs and VNs,
 - ⁻ MP algorithm is iterative.

 C_1

Ca

 C_3



Tanner graph representation.

3

Related works on LDPC decoding

- During the last decade, lots of works focused on LDPC codes. For instance :
 - Find an « efficient » SPA approximation ,
 - SPA algorithm is efficient but complex to implement,
 - MS, OMS, NMS, 2NMS, lambda-min, ANMS, etc.
 - Reduce <u>computation complexity</u> through different computation schedules,
 - Flooding, TDMP, conditional activation, etc.
 - Efficient implementation of LDPC decoders,
 - Hardware (ASIC, FPGA) for efficiency,
 - Software (CPU & GPU) for flexibility.
- Linear Programming (LP) approach for LDPC decoding is a « recent » way.



4

LP decoding of LDPC codes

- Linear programming formulation of LDPC decoding problem,
 - First, proposed by in [1],
 - Huge memory & computation complexities,
 - Limited to very short frames (N << 200),
- Interesting FER performance
 - Especially in Error floors (Even against SPA),
 - ML certificate when frame is successfully decoded (not decoded otherwise).
- Lower complexity formulation,
 - ⁻ Initial LP ADMM algorithm [2],
 - Good FER performance ADMM-I2 against SPA [3],
 - Reduced complexity s-ADMM-I2 [4]
- LP LDPC decoding is affordable for implementation purpose.



[1] J. Feldman, Decoding Error-Correcting Codes via Linear Programming. PhD thesis, Massachussets Institute of Technology, 2003.

5

ICASSP 2016 - Implementation of Signal Processing Systems

LP decoding of LDPC codes

- Linear programming formulation of LDPC decoding,
 - First, proposed by in [1],
 - Huge memory & computation complexities,
 - ⁻ Limited to very short frames (< 200 bits),
- Interesting FER performance
 - ⁻ Even against SPA algorithm,
 - ML certificate when frame is successfully decoded (not decoded otherwise).

• Lower complexity formulation,

- Initial LP ADMM algorithm [2],
- Improved ADMM-I2 against SPA [3],
- Computation complexity reduction [4],
- LP LDPC decoding becomes now realistic for implementation purpose.



Fig. 1. FER comparison of ADMM- l_2 penalized decoders with SPA decoders on AWGN channel.

[2] Xiaojie Zhang and Paul H.Siegel, "Efficient iterative LP decoding of LDPC codes with alternating direction method of multipliers," **IEEE International Symposium on Information Theory (ISIT)**, 2013.

[3] X. Jiao, H. Wei, J. Mu, and C. Chen, "Improved ADMM penalized decoder for irregular low-density parity-check codes," **IEEE Communications Letters**, June 2015.

[4] H. Wei, X. Jiao, and J. Mu, "Reduced-complexity linear programming decoding based on ADMM for LDPC codes," **IEEE Communications Letters**, June 2015.

6

ICASSP 2016 - Implementation of Signal Processing Systems

The ADMM decoding algorithm

7 B. Le Gal

ICASSP 2016 - Implementation of Signal Processing Systems

Formulation of the ADMM decoding algorithm

- The ADMM algorithm is a MP-based formulation of the LP problem,
 - Proposed in [2] and correction improved in [3],
 - Traditional flooding schedule,
 - The key element is the Euclidian projection;
 - Formulation maintains LP properties,
- Based on 4 distinct kernels
 - Kernel I, initializes the decoder;
 - Kernel 2, processes all VNs;
 - Kernel 3, processes all CNs;
 - Kernel 4, takes hard decision;
- Kernels 2 and 3 are iterated k times (# iterations)
 - Computation complexity is located there;

Algorithm 1 Flooding based ADMM $-l_2$ Algorithm.

1: **Kernel 1**: Initialization
2:
$$\forall j \in \mathcal{J}, i \in N_c(j) : z_{j \to i}^{(0)} = 0.5, \lambda_{j \to i}^{(0)} = 0$$

2: $\forall i \in \mathcal{T} : m = \gamma_i$

3:
$$\forall i \in \mathcal{I} : n_i = \frac{\gamma_i}{u}$$

4: for all
$$k = 1 \rightarrow q$$
 when stop criterion = false do

6: for all
$$i \in \mathcal{I}, j \in N_v(i)$$
 do

$$t_{i}^{(k)} = \sum_{j \in N_{v}(i)} (z_{j \to i}^{(k-1)} - \lambda_{j \to i}^{(k-1)})$$

$$L_{i \to j}^{(k)} = \Pi_{[0,1]} \left(\frac{1}{d_{v_i} - 2\frac{\alpha}{\mu}} (t_i^{(k)} - n_i - \frac{\alpha}{\mu}) \right)$$

9: end for

7:

8:

10: **Kernel 3:** For all check nodes in the code

15: **end for**

17:
$$\forall i \in \mathcal{I} : \hat{c}_i = \left(\sum_{j \in N_v(i)} L_{i \to j}\right) > 0.5$$

[2] Xiaojie Zhang and Paul H.Siegel, "Efficient iterative LP decoding of LDPC codes with alternating direction method of multipliers," IEEE International Symposium on Information Theory (ISIT), 2013.

[3] X. Jiao, H. Wei, J. Mu, and C. Chen, "Improved ADMM penalized decoder for irregular low-density parity-check codes," **IEEE Communications Letters**, June 2015.

8

ICASSP 2016 - Implementation of Signal Processing Systems

Formulation of the ADMM decoding algorithm

- The ADMM algorithm has a floodingbased formulation of the LP problem,
 - Proposed in [2] and correction improved in [3],
 - Traditional flooding schedule,
 - Based on Euclidian projection;
 - Formulation maintains LP properties,

Based on 4 distinct kernels

- Kernel I, initializes the decoder;
- Kernel 2, processes all VNs;
- Kernel 3, processes all CNs;
- Kernel 4, takes hard decision;
- Kernels 2 and 3 are iterated k times (# iterations)
 - Decoding computation complexity is located there;

Algorithm 1 Flooding based ADMM $-l_2$ Algorithm.

- 1: **Kernel 1**: Initialization 2: $\forall j \in \mathcal{J}, i \in N_c(j) : z_{j \to i}^{(0)} = 0.5, \ \lambda_{i \to i}^{(0)} = 0$ 3: $\forall i \in \mathcal{I} : n_i = \frac{\gamma_i}{\mu}$ 4: for all $k = 1 \rightarrow q$ when stop criterion = false do 5: **Kernel 2:** For all variable nodes in the code for all $i \in \mathcal{I}, j \in N_v(i)$ do 6: $t_{i}^{(k)} = \sum_{j \in N_{i}(j)} (z_{j \to i}^{(k-1)} - \lambda_{j \to i}^{(k-1)})$ 7: $L_{i \to j}^{(k)} = \Pi_{[0,1]} \left(\frac{1}{d_{v_i} - 2^{\frac{\alpha}{\alpha}}} (t_i^{(k)} - n_i - \frac{\alpha}{\mu}) \right)$ 8: end for 9: Kernel 3: For all check nodes in the code 10: for all $j \in \mathcal{J}, i \in N_c(j)$ do 11: 12:
- $12: \qquad z_{j \to i}^{(k)} = \prod_{P_{d_{c_j}}} \rho L_{i \to j}^{(k)} + (1 \rho) z_{j \to i}^{(k-1)} + \lambda_{j \to i}^{(k-1)}]$ $13: \qquad \lambda_{j \to i}^{(k)} = \lambda_{j \to i}^{(k-1)} + \rho L_{i \to j}^{(k)} + (1 \rho) z_{j \to i}^{(k-1)} z_{j \to i}^{(k)}$ $14: \qquad \text{end for}$
- 14: end for 15: end for
- 16: Kernel 4: Hard decisions from soft-values

17:
$$\forall i \in \mathcal{I} : \hat{c}_i = \left(\sum_{j \in N_v(i)} L_{i \to j}\right) > 0.5$$

[2] Xiaojie Zhang and Paul H.Siegel, "Efficient iterative LP decoding of LDPC codes with alternating direction method of multipliers," **IEEE International Symposium on Information Theory (ISIT)**, 2013.

[3] X. Jiao, H. Wei, J. Mu, and C. Chen, "Improved ADMM penalized decoder for irregular low-density parity-check codes," **IEEE Communications Letters**, June 2015.

9

ICASSP 2016 - Implementation of Signal Processing Systems

The VN and CN computation kernels





One broadcasted message $\gamma_i = \frac{\left(\sum(\lambda_j + z_j) - \frac{LLR_i}{\mu}\right) - \frac{\alpha}{\mu}}{\deg_{VN} - \frac{2\alpha}{\mu}}$

Two « messages » per VN

$$\begin{split} \omega_i &= \rho \times L_{i \to j}^k + (1 - \rho) z_j^{(k-1)} + \lambda_j^{(k-1)} \\ z &= \Pi_{P_{d_{c_j}}}(\omega) \\ \lambda_{j \to i}^k &= \omega_i - z_i \\ L_{j \to i}^{(k)} &= (z_j^{(k)})_i - (\lambda_j^{(k)})_i \end{split}$$

IO B. Le Gal

ICASSP 2016 - Implementation of Signal Processing Systems

The VN and CN processing kernels





One broadcasted message

$$\gamma_{i} = \frac{\left(\sum(\lambda_{j} + z_{j}) - \frac{LLR_{i}}{\mu}\right) - \frac{\alpha}{\mu}}{\deg_{VN} - \frac{2\alpha}{\mu}}$$

$$\begin{split} \textbf{Two} & \ll \textbf{messages} \gg \textbf{per VN} \\ \omega_i &= \rho \times L_{i \to j}^k + (1 - \rho) z_j^{(k-1)} + \lambda_j^{(k-1)} \\ & z = \Pi_{P_{d_{c_j}}}(\omega) \\ & \lambda_{j \to i}^k = \omega_i - z_i \\ & L_{j \to i}^{(k)} = (z_j^{(k)})_i - (\lambda_j^{(k)})_i \end{split}$$

II B. Le Gal

ICASSP 2016 - Implementation of Signal Processing Systems

The « Euclidian projection » task

- Euclidian projection operation is not trivial at all,
 - Lots of arithmetic operations,
 - 4 conditional statements, that break computation parallelism,
 - Many sequential sections exist due to data dependencies between computations,
- Except arithmetic operations,
 - Data clipping in [0.0, 1.0] range,
 - Data sorting (deg_cn) required twice,
 - → { sorted values, initial positions } = SORT(values)
- It is <u>already</u> the simplified version of the Euclidian projection...
 - Less straightforward than Min-Sum algorithm,

Algorithm 2 Projection to the convex polytope.

1: function PROJECTION
$$(x_j: \text{float values})$$

2: if $\forall j \in [0, d_c[, x_j \leq 0 \text{ then}]$
3: return $\{0, 0, \dots, 0\}$
4: else if $\forall j \in [0, d_c[, x_j \geq 1 \text{ then}]$
5: return $\{1, 1, \dots, 1\}$
6: end if
7: $[x^r, p^r] = \text{Sort in Ascending Order and Store Positions}(x)]$
8: $x^{rc} = \text{clamp}(x^r, [0, 1])$
9: $cp = \sum_{i=0}^{d_c-1} x_i^{rc}$
10: $f = \lfloor cp \rfloor - \lfloor cp \rfloor \mod 2$
11: $sc = \sum_{i=0}^{f} x_i^{rc} - \sum_{i=f+1}^{d_c-1} x_i^{rc}$
12: if $sc \leq r$ then
13: return reorder($\{x^{rc}, p^r\}$)
14: end if
15: $\forall j \in [0, d_c[, y_j = \left\{ \begin{array}{c} (x_j^{rc} - 1) & \text{if } j \leq f \\ -x_j^{rc} & \text{otherwise} \end{array} \right\}$
16: $\{y^r, p^r\} = \text{Sort in Ascending Order and Store Positions}(y)$
17: Set $\beta_{max} = \frac{1}{2}(y_{f+1}^r - y_{f+2}^r)$
18: Construct a set of breakpoints $\mathcal{B} = \{y_i^r \mid 0 \leq i \leq d_{c-1}; 0 \leq y_i^r \leq \beta_{max}\}$
19: $\forall j \in [0, d_c[, y_j^r(\beta) = \left\{ \begin{array}{clamp}(y_j^r - \beta, [0, 1]) & \text{if } j \leq f \\ clamp(y_j^r + \beta, [0, 1]) & \text{otherwise} \end{array} \right\}$
20: March through the breakpoints to find $i \mid \sum_{j=0}^{d_c-1} y_j^r(\beta) \leq r$
21: Find $\beta_{opt} \in [\beta_{i-1}, \beta_i]$ by solving Equation (4.28) in [39]
22: return reorder($y^r(\beta_{opt}), p^r$)
23: end function

Comparison with traditional I DDC decoding algorithms

Amount of computations involved in VN/CN processing for different LDPC decoding algorithmsMSASPAADMM [30]ADMM- l_2 [37]NVNCNVNCNVNCNadd & sub $2d_v - 1$ $2d_v - 1$ $2d_v$ $4d_c$ $2d_v + 2$ $4d_c$ multiply & div $2d_v - 1$ $2d_c$ 1 $2d_c$ $2d_v + 2$ $4d_c$ arctan^{1/-1}-1 $2d_c$ $2d_c$ -1 $2d_c$ 2min, max, abs, xor, cmp $9d_c$ $6d_c$ 222projection*-1 $2d_c$ $2d_v + 1$ $2d_c$ $2d_v + 2$ $5d_c$ Memory access $2d_v + 1$ $2d_c$ $2d_v + 1$ $2d_c$ $2d_v + 2$ $5d_c$

From a decoding point of view CN processing consume more than 80% of the execution time

consume more than 50% or the execution time

Execution time profiling of a « naive » ADMM software implementation (% of the total decoding time)

Execution time profiling obtained thanks to X. Liu open-source C++ ADMM decoder sites.google.com/site/xishuoliu/codes.

Intra-CN	
THU & OIM	

Intra-CN

Intra-CN

Inter-CN

<u>u</u> D	
roj.	Sort
50	41
59	44
49	38.5
7.5	41
46	41.5

JD

ems

 $2d_{c}$

 $2d_v + 1$

March 23, 2016

 $2d_v + 1$

amorariaan with traditional I DDC decading algorithms

Amount of computations involved in VN/CN processing for different LDPC decoding algorithms								
	MSA		SPA SPA		ADMM	[30]	ADMM-l	2 [37]
	VN	CN	VN	CN	VN	CN	VN	CN
add & sub	$2d_{v} - 1$		$2d_v - 1$		$2d_v$	$4d_c$	$2d_v + 2$	$4d_c$
multiply & div				$4d_c$	1	$2d_c$	2	$2d_c$
$arctan^{1/-1}$				$2d_c$				
min, max, abs, xor, cmp		$9d_c$		$6d_c$	2		2	
$projection^*$						1		1
Memory access	$2d_v + 1$	$2d_c$	$2d_v + 1$	$2d_c$	$2d_v + 2$	$5d_c$	$2d_v + 2$	$5d_c$
Memory reads			_		$2d_v + 1$	$3d_c$	$2d_v + 1$	$3d_c$
Memory writes		-	—	—	1	$2d_c$	1	$2d_c$

Euclidian projection is more than 60% of the CN processing time

00 /0 OT THE CIA MOCESSI

Execution time profiling of a « naive » ADMM software implementation (% of the total decoding time)

Execution time profiling obtained thanks to X. Liu open-source C++ ADMM decoder sites.google.com/site/xishuoliu/codes.

Intra-CN

Intra-CN

Inter-CN

ems

 $\overline{\mathrm{dB}}$

roj. $\overline{50}$

59

 $\overline{49}$ $\overline{7.5}$

 $\overline{46}$

Sort

41 44

38.5

41

41.5

can with traditional I DDC decading algorithms

Amount of computations	s involved i	n vn/c	N processin	g for all	fferent LDF	'L deco	ling algorit	hms
	MSA		SPA		ADMM	[30]	ADMM-l	$_{2}$ [37]
	VN	CN	VN	CN	VN	CN	VN	CN
add & sub	$2d_v - 1$		$2d_v - 1$		$2d_v$	$4d_c$	$2d_{v} + 2$	$4d_c$
multiply & div				$4d_c$	1	$2d_c$	2	$2d_c$
$\arctan^{1/-1}$				$2d_c$				
min, max, abs, xor, cmp		$9d_c$		$6d_c$	2		2	
projection*						1		1
Memory access	$2d_v + 1$	$2d_c$	$2d_v + 1$	$2d_c$	$2d_v + 2$	$5d_c$	$2d_v + 2$	$5d_c$
Memory reads	_		_		$2d_{v} + 1$	$3d_c$	$2d_{v} + 1$	$3d_c$
Memory writes		_		_	1	$2d_c$	1	$2d_c$

Both data sorting task consumes 80% of the Euclidian projection time

Execution time profiling of a « naive » ADMM software implementation (% of the total decoding time)

Execution time profiling obtained thanks t	to X. Liu open-source C++ ADMM	l decoder sites.google.com/site/xishuoliu/codes.
--------------------------------------------	--------------------------------	--------------------------------------------------

Testana (INT	
mura-CN	

Intra-CN

Intra-CN

Inter-CN

dB

roj. $\overline{50}$

 $\overline{59}$

 $\overline{49}$

 $\overline{7.5}$

 $\overline{46}$

Sort

41

44

38.5

41

41.5

Software implementation of the ADMM-l2 decoding algorithms

Features of targeted multi-core architecture (Intel Core-i7)

- Work focuses on multicore (Intel x86),
 - Efficient as (or more than) GPUs for ECCs [5, 6],
- Two parallel programming features,
 - SIMD programming model (Single Instruction, Multiple Data),
 - SPMT/MPMT programming model (Single Program, Multiple Threads),
- Targeted INTEL Core-i7 device:
 - SIMD => 8 floats can be processed per cycle;
 - SPMT => 4 physical processor cores
- Implementation challenges,
 - Take advantage of parallelization features (usage rate of SIMD and SPMT) cores;
 - Minimize computation complexity and memory footprint.



[5] B. Le Gal, C. Leroux and C. Jego. Multi-Gb/s software decoding of Polar Codes. IEEE Transactions on Signal Processing, pages 349 – 359, January 2015.
 [6] B. Le Gal and C. Jego. High-throughput multi-core LDPC decoders based on x86 processor. IEEE Transactions on Parallel and Distributed Systems, May 2015.

ICASSP 2016 - Implementation of Signal Processing Systems

The parallelism levels available for SIMD parallelization



An « easy » parallelization is possible inside CN and VN elements. For instance, compute all in/out messages in parallel using SIMD feature.

However, efficiency depends on CN/VN degree.

A « more complex » parallelization is also possible across CN and VN. For instance, execute the same computations with data from 8 different CNs.

Needs an offline computation and message reordering.



Tanner graph representation.



An another « quite easy » parallelization way consists in decoding multiple frames in parallel with SIMD feature. However, complex conditional statements in Euclidian projection discard this approach for SIMD parallelization.

The first (naive) decoder implementation

- In 1st implementation parallelization was performed inside CNs/VNs,
- For VN elements,
 - Semi-// sum of message input messages,
 - Seq. message generations,
- For CN elements,
 - \Rightarrow Semi-// ω i computations from messages,
 - Semi-parallel Euclidian projection,
 - → Semi-// message generation,
- Speed-up the processing but,
 - Usage rate of SIMD unit is lower than 100%,
 - VN degree usually in {2, 3, 4 6},
 - CN degree usually in {6, 7, 8, 11, 12},
 - Some processing parts (eg. sorting) generate or process scalar results and cannot be parallelized.





$$\begin{aligned}
\omega_i &= \rho \times L_{i \to j}^k + (1 - \rho) z_j^{(k-1)} + \lambda_j^{(k-1)} \\
z &= \prod_{P_{d_{c_j}}} (\omega) \\
\lambda_{j \to i}^k &= \omega_i - z_i \\
L_{j \to i}^{(k)} &= (z_j^{(k)})_i - (\lambda_j^{(k)})_i
\end{aligned}$$

The second (improved) decoder implementation

- In 2nd implementation parallelization inside and <u>across</u> CNs/VNs,
- For VN elements,
 - ➡ Fully-// sum of message input messages,
 - → Fully-// message generations,

• For CN elements,

- \Rightarrow Fully-// ω i computation and message,
- → Semi-parallel Euclidian projection,
 - ✓ Fully-// 1st data sorting (done before projection),
- → Fully-// message generation,
- Speed-up the processing but,
 - \checkmark Usage rate of SIMD unit is often equal to 100%,
 - ✓ Some processing parts remain un-parallelized,



$$\gamma_i = \frac{\left(\sum (\lambda_j + z_j) - \frac{LLR_i}{\mu}\right) - \frac{\alpha}{\mu}}{\deg_{VN} - \frac{2\alpha}{\mu}}$$



$$\omega_i = \rho \times L_{i \to j}^k + (1 - \rho) z_j^{(k-1)} + \lambda_j^{(k-1)}$$
$$z = \prod_{P_{d_{c_j}}} (\omega)$$
$$\lambda_{j \to i}^k = \omega_i - z_i$$
$$L_{j \to i}^{(k)} = (z_j^{(k)})_i - (\lambda_j^{(k)})_i$$

Common optimizations for the parallelization approaches

The both sort processing that are sequential tasks were optimized in terms of latency.

Selection of the best data sorting algorithm according to the need (value, position).



Fig. 2. Average number of cycles of (a) Reference sorting functions of 6 floats (b) Sorting functions of 6 floats keeping input positions.

1: function Projection(x_i : float values) if $\forall j \in [0, d_c[, x_j \leq 0 \text{ then }$ return $\{0, 0, ..., 0\}$ $4 \cdot$ else if $\forall j \in [0, d_c[, x_j \ge 1 \text{ then }$ return $\{1, 1, ..., 1\}$ end if $\{x^r, p^r\}$ = Sort in Ascending Order and Store Positions (x) 7: $= \text{clamp}(x^r, [0, 1])$ 9 10: $-\lfloor cp \rfloor \mod 2$ $\sum_{i=f+1}^{d_c-1}$ 11: 12:if sc < r then 13:**return** reorder($\{x^{rc}, p^r\}$) 14:end if $\forall j \in [0, d_c[, y_j] = \begin{cases} (x_j^{rc} - x_j^{rc}) \\ -x_j^{rc} \end{cases}$ if $j \leq f$ 15:otherwise 16:= Sort in Ascending Order and Store Positions (y)17:Set $\beta_{max} = \frac{1}{2}(y_{f+1}^r - y_{f+2}^r)$ 18:Construct a set of breakpoints $\mathcal{B} = \{y_i^r \mid 0 \leq i \leq d_{c-1}; 0 \leq$ $y_i^r \leq \beta_{max}$ $\forall j \in [0, d_c[, y_j^r(\beta) = \left\{ \begin{array}{clamp} (y_j & \beta, z_j, z_j) \\ \mathrm{clamp}(y_j^r + \beta, [0, 1]) \end{array} \right.$ $\int \operatorname{clamp}(y_j^r - \beta, [0, 1])$ if $j \leq f$ 19:otherwise March through the breakpoints to find $i\mid \sum_{j=1}^r y_j^r(\beta) \leq r$ 20:21:Find $\beta_{opt} \in [\beta_{i-1}, \beta_i]$ by solving Equation (4.28) in [39] **return** reorder $(y^r(\beta_{opt}), p^r)$ 22:23: end function

Algorithm 2 Projection to the convex polytope.

Euclidian projection was implemented and accelerated thanks to SIMD feature, however:

- Reach only a partial SIMD usage (degc is often < SIMD width);
- Requiers horizontal computations that are slow in SIMD mode.
- Parts cannot be parallelized using SIMD (scalar or sequential processing).

21

The parallelism levels available for SPMD parallelization

- INTEL Core-i7 has many <u>physical</u> <u>cores</u> having each a SIMD unit,
- Processing different VN/CN in //,
 - Necessitate costly synchronization at runtime,
 - Reduce the decoder throughput compared to a single thread implementation.
- Processing different frames in //,
 - \checkmark No synchronization required during decoding,
 - \checkmark Easily sciable to other multicore targets,
 - ✓ Increase memory footprint (cache misses),



March 23, 2016

ICASSP 2016 - Implementation of Signal Processing Systems



ICASSP 2016 - Implementation of Signal Processing Systems

The targeted platform for experiments (a laptop computer)

• Evaluation plateform,

- ✓ INTEL Haswell Core-i7 4960HQ CPU,
- ✓ 4 Physical Cores (PC) and 4 Logical Cores (LC),
- ✓ Turbo boost @3.6GHz when one core is switched on 3.4GHz otherwise.
- ✓ 256 KB of L2 cache, 6 MB of L3 cache,
- Software decoders are compiled with Intel C++ compiler 2016,
- Experimental setup,
 - ✓ IEEE 802.16e (2304 × 1152 and 576 × 288),
 - \checkmark 200 decoding iterations are executed (max.),
 - \checkmark 32b floating point data format.



ICASSP 2016 - Implementation of Signal Processing Systems

Measure of the ADMM-I2 decoder throughputs



Fig. 4. Average number of iterations Vs throughput evolution (a) 2304×1152 LDPC code (b) 576×288 LDPC code.



8 core experiment shows that logical cores slightly improve the decoding throughput Evaluation on a single processor core

Throughput increases according to the SNR value thanks to the stopping criterion

Throughputs reach about 3Mbps@2.0dB and up to 6Mbps@4.0dB for both codes

Low throughputs for low SNR values due to the high number of executed iterations



Fig. 3. ADMM- l_2 optimized decoder measured throughputs *wrt* the number of threads (a) 2304×1152 code (b) 576×288 code.

ICASSP 2016 - Implementation of Signal Processing Systems

Measure of the ADMM-I2 decoder throughputs



Fig. 4. Average number of iterations Vs throughput evolution (a) 2304×1152 LDPC code (b) 576×288 LDPC code.



8 core experiment shows that logical cores slightly improve the decoding throughput

Evaluation on a single processor core

Throughput increases according to the SNR value thanks to the stopping criterion

Throughputs reach about 3Mbps@2.0dB and up to 6Mbps@4.0dB for both codes

Low throughputs for low SNR values due to the 200 decoding iterations



Fig. 3. ADMM- l_2 optimized decoder measured throughputs *wrt* the number of threads (a) 2304×1152 code (b) 576×288 code.

Conclusion & Future works

27 B. Le Gal

ICASSP 2016 - Implementation of Signal Processing Systems

Current work conclusion

- ADMM-I2 algorithm is of great interest due to its high correction performances,
- ADMM-I2 is composed of massively parallel computations,
 - Flooding schedule makes parallelization quite straightforward,
- ADMM-I2 has a high-computation complexity of the CN kernels,
 - Mainly due to Euclidian projection,

B. Le Gal

 Throughput performances are honorable on x86 target for medium SNR values.

Sources in open-source : <u>http://github.com/blegal</u>



unrougnputs for a farge set of applications.



ICASSP

ICASSP 2016 - Implementation of Signal Processing Systems

Since the submission ... & future works



- Reducing the decoding computation complexity,
 - Layered scheduling technique (horizontal [7] or vertical [8]),
 - Simplifying the Euclidian projection processing ???
- Switching to many-core devices ?
 - More computation parallelism but other hardware constraints to manage:
 - Instruction replay,
 - Memory latency, etc.
- Switching to hardware design ?
 - ADMM works well with float values not yet with fixed-point ones...

[7] I. Debbabi, B. Le Gal, N. Khouja, F. Tlili and C. Jego. Fast Converging ADMM Penalized Algorithm for LDPC Decoding. IEEE Communication Letters, February 2016.
 [8] I. Debbabi, B. Le Gal, N. Khouja, F. Tlili and C. Jego, Comparison of different schedulings for the ADMM based LDPC decoding, Submitted to the International Symposium on Turbo Codes & Iterative Information Processing, Brest France, September 2016.

29

B. Le Gal

ICASSP 2016 - Implementation of Signal Processing Systems