Abstract

We propose an optimized software BP decoder for polar codes on graphics processing units (GPUs). A full-parallel decoding architecture for codes with length $n \leq 2048$ is presented to simultaneously update $n/2$ processing elements (PEs) within each stage and achieve high on-chip memory utilization by using 8-bit quantization. And, for codes with length $n > 2048$, a parallel-parallel decoding architecture is proposed to partly update PEs of each stage in parallel and coalesced global memory accesses are performed. Experimental results show that, with incorporation of the G-matrix based early termination criterion, more than 1 Gbps throughput for codes $n \leq 1024$ can be achieved on NVIDIA TITAN Xp at 5 GB while the decoding latency is less than 1 ms. Compared with the state-of-the-art works, the proposed decoder achieves throughput speedups from 2.59x to 131x and provides good tradeoff between error performance and throughput.

Introduction

Belief Propagation (BP) decoding provides soft outputs. And, the BP decoding algorithm possesses intrinsic parallelism and can be efficiently implemented on the targets with highly parallel resources.

Contrary to the hardware BP decoders, this paper presents a software solution to meet the flexible and scalable requirements of the new generation communication systems such as Software Defined Radio and Virtualized Communication Systems.

The main contribution of this work is as follows: (1) Two effective mapping strategies based on code lengths are proposed to not only reduce the decoding latency but also attain high-level resource utilization; (2) Full shared and global memory efficiency is achieved by adopting 8-bit quantization. In addition, the asynchronous data transfer technique is utilized to solve the unbalanced workloads among the GPU’s Streaming Multiprocessors (SMs) and hide the data transfer latency. Compared with [2], at the same BER $10^{-5}$, the throughput speedup reaches up to 79.8 times but at the cost of 0.9 dB coding gain loss, which indicates that the proposed decoder provides effective tradeoff between throughput and error performance.

BP decoding with G-matrix based early termination criterion

1. Encoding factor graph for an (8,4) polar code (a) and general PE (b)

2. Message updating within each PE

After each iteration, if $|\text{BG}| \geq 8$ or $t$ reaches up to the maximum iteration number ($I_{\text{max}}$), the decoder will output $\text{U}$ as the decoding result.

The experimental results

1. Platform setup

- Intel i7-8700K running at 3.7GHz and NVIDIA GTX TITAN Xp (Pascal architecture, 1405MHz, 38 SMs, 3849 cores, 12GB global memory)
- CUDA Toolkit 9.2 and Visual Studio 2013
- Windows 7 x64 system

2. BER performance and average number of iterations over different Eb/No values ($I_{\text{max}} = 40$)

3. Decoding throughputs and latency over different Eb/No values ($I_{\text{max}} = 40$)

Conclusion

This paper presents an FP-BP decoding architecture for codes $n \leq 2048$ and a PP-BP decoding architecture for codes $n > 2048$ with efficient memory allocation and mapping strategies. To achieve high resource utilization, 8-bit quantization and the asynchronous data transfer mode are adopted. Compared with the related works, much higher throughput can be achieved, especially for short codes. For codes with length $n \leq 1024$, the proposed TITAN Xp decoder achieves more than 1 Gbps throughput and less than 1 ms latency at 5 GB.

Acknowledgements

The work was supported by the National Natural Science Foundation of China (61871009) and the US National Science Foundation under Grant ECCS-1509674.

Optimized GPU-Based BP decoder

1. Full-parallel BP (FP-BP) decoding architecture for codes $n \leq 2048$

1) On-chip shared memory allocation and access

- Storing all $L_{ij}$ and $R_{ij}$ into shared memory
- 8-bit quantification
- Free bank conflicts (8-byte bandwidth granularity)

2) Mapping strategy of the threads

- Assigning one thread block with $n/2$ threads to one polar coderow and mapping the to $n/2$ threads to $n/2$ PEs within the same stage
- Active blocks per SM: $\frac{M_{\text{sm}} \times 16}{16 + X}$
- Registers per thread: $\frac{M_{\text{sm}} \times 16}{X}$

2. Partial-parallel BP (PP-BP) decoding architecture for codes $n > 2048$

1) Global memory accesses

- Storing all $L_{ij}$ and $R_{ij}$ into off-chip global memory
- Coalesced memory access is achieved since the cache line size (128 bytes) is twice the area of data addresses (64 bytes) accessed by the 32 threads in a warp

2) Mapping strategy of the threads

- One thread block is assigned to one codeword but the number of threads per block is set to 1024
- Only 1024 PEs belonging to one stage are simultaneously processed and all Pes from the same stage are partially updated
- Maximum registers per thread are set to 32

3. Asynchronous data transfer

- Adopting the asynchronous data transfer mode to not only balance the SMs workloads but also hide the data transfer latency between host and device

For codes with length $n \leq 1024$, the FP-BP decoder achieves more than 1 Gbps throughput and less than 1 ms latency at 5 GB.

3. Throughput comparison with related works

<table>
<thead>
<tr>
<th>$N$</th>
<th>$E_b/N_0$ (db)</th>
<th>Related works</th>
<th>Ours</th>
<th>Speed up</th>
</tr>
</thead>
<tbody>
<tr>
<td>256</td>
<td>5.08</td>
<td>[1]</td>
<td>1.837</td>
<td>20.7</td>
</tr>
<tr>
<td>512</td>
<td>4.0</td>
<td>[1]</td>
<td>0.911</td>
<td>32.4</td>
</tr>
<tr>
<td>1024</td>
<td>3.7</td>
<td>[1]</td>
<td>0.371</td>
<td>64.3</td>
</tr>
<tr>
<td>2048</td>
<td>3.0</td>
<td>[1]</td>
<td>0.129</td>
<td>131.1</td>
</tr>
<tr>
<td>4096</td>
<td>2.0</td>
<td>[1]</td>
<td>0.23</td>
<td>10.7</td>
</tr>
<tr>
<td>8192</td>
<td>1.5</td>
<td>[1]</td>
<td>1.045</td>
<td>2.59</td>
</tr>
<tr>
<td>16384</td>
<td>1.0</td>
<td>[1]</td>
<td>1.545</td>
<td>2.86</td>
</tr>
</tbody>
</table>
